FAST: FPGA Targeted RTL Structure Synthesis Technique
نویسندگان
چکیده
In this paper we present an approach for mapping RTL structures onto FPGAs. This is in contrast to other FPGA mapping techniques which start from boolean networks. Each component part consists of single-hit or multi-bit slice of one or more closely connected RTL components and are realized using one or more CLBs. For Otis mapping onto CLBs, primarily function decomposition is employed. Conditions for some decompositions, disjunctive as well as non-disjunctive, useful in the FPGA context have been derived. As decomposition is a computation intensive process, some necessary conditions which are simple to check and eliminate a large percentage of trial partitions have been evolved.
منابع مشابه
Verification Techniques for COTS Dedication of Commercial FPGA Tools
FPGA (Field-Programmable Gate Array) has received much attention from nuclear industry as an alternative platform of digital I&C (Instrumentation & Control) in nuclear power plants [1,2]. Commercial FPGA synthesis tools synthesize gate-level designs mechanically from RTL (Register Transistor Logic) designs modeled with HDLs (Hardware Description Languages). Nuclear regulation authorities [3], h...
متن کاملAn Optimized Design Flow for Fast FPGA-Based Rapid Prototyping
In this paper, we present an optimized design flow to map Register-Transfer-Level (RTL) netlists onto multiple-FPGA architectures. Our FPGA-dedicated method fully exploits design structure by letting the basic design steps technology mapping, hierarchical partitioning, floorplanning and signal flow driven placement, interact. This efficiently reduces runtime and yields design implementations of...
متن کاملIt’s All About Timing: From Precision RTL Synthesis to Quartus II Software
For today’s advanced FPGAs, accurate timing constraints are important to obtain optimal synthesis and place-and-route results, and play a critical role during timing analysis and verification. The Precision RTL Synthesis timing-driven synthesis engine supports detailed timing constraints such as clock characteristics and timing exceptions. The TimeQuest timing analyzer in the Altera Quartus II ...
متن کاملHigh Level Synthesis for Designing Custom Computing Hardware
We examine the application of High Level Synthesis to FPGA based computing systems. Our experience shows that high level synthesis allows for a level of design space exploration unrealizeable with register transfer level techniques. In addition, the use of high level tools allow designers to prototype their designs with high quality results and fast design turn around times. Our design ow makes...
متن کاملNehalem Processor Core Made FPGA Synthesizable
We present a FPGA-synthesizable version of the Intel Nehalem processor core, synthesized, partitioned and mapped to a multi-FPGA emulation system consisting of Xilinx Virtex4 and Virtex-5 FPGAs. To our knowledge, this is the first time a modern state-of-the-art x86 design with the out-oforder micro-architecture is made FPGA synthesizable and capable of high-speed cycle-accurate emulation. Unlik...
متن کامل